Abstract—A method is presented for realizing a network which short circuits the odd harmonics of the fundamental frequency to ground, presents an open circuit at the even harmonics and couples the fundamental frequency to the load. The method is applicable to any number of harmonics.

Index Terms—Amplifiers, FET, JFET, pinchoff, p-n junctions

I. INTRODUCTION

The efficiency of an FET is degraded when the drain voltage is greater than $V_{\text{dsat}}$, the voltage at which pinchoff first occurs. To understand the degradation of the efficiency let us examine the behavior of an FET in saturation. When the drain voltage of a JFET for instance is exactly equal to $V_{\text{dsat}}$, pinchoff occurs exactly at the drain of the transistor as shown in Fig. 1(a) [1]. If the drain voltage is increased by $\Delta V$, the point at which pinchoff occurs moves towards the source a distance of $\Delta L$, as shown in Fig. 1(b). Over the length $\Delta L$ the resistance is quite large and the power dissipated in this resistance is equal to the product of the saturated current and $\Delta V$. The voltage $\Delta V$ does not contribute to the output power and simply degrades the efficiency. It is therefore clear that, for high efficiency pinchoff needs to be avoided and the depletion region must be minimized. Ideally, for converting DC power to RF power, the channel should have no depletion at all for one-half the cycle and should be completely cut-off for the other one-half cycle. With the optimum load, this should yield the maximum DC-to-RF efficiency. To accomplish this, Grayzel proposed a new FET [2], [3], [4] which will be referred to as the “Grayzel FET”.

Fig. 2 shows a simplified schematic of a JFET with a drain voltage of seven volts DC. Points along the channel have values of potential of 0, 1, 2, 3, 4, 5, 6, and 7 V as shown in the figure. The junction is progressively back biased by these potentials, causing greater depletion at the drain than at the source. Fig. 3 shows a simplified schematic diagram of the “Grayzel JFET.” The p+ region is divided into N sections that are insulated from one another, forming N, p-n junctions. (In Fig. 3, N is equal to 8 as an illustrative example.) Each p-n junction is biased to ground separately as shown in Fig. 3; the first at $V_0$ and the eighth at $V_0 + 7$. With a drain voltage of seven volts, all the p-n junctions will have the same DC voltage $V_0$ across their junctions and hence, to a good approximation the depletion region will be uniform along the channel.

Fig. 1. The diagrams show the channel of a JFET under different conditions: (a) when the drain voltage equals the pinchoff voltage and (b) when the drain voltage exceeds the pinchoff voltage.

Fig. 2. Voltage Drop Down the Channel of a JFET for a Drain Voltage of 7 Volts.

This paper was submitted for review on April 15th, 2020. Support provided by Dr. Ashok Gorwara, CEO, and the staff of Planar Monolithics Industries Inc. (PMI)

Dr. Alfred I. Grayzel was born in Brooklyn N.Y. in May 24, 1933. He received a B.A. from Columbia College in N.Y.C. in 1954 and a B.S.E.E. from the Columbia School of engineering in 1955. He received an M. S. E.E. and a Ph.D. in electrical engineering from M.I.T. in 1961 and 1963. He spent 17 years of his career at M.I.T. ’s Lincoln Laboratory as a staff member. In 1975 he founded A.I. Grayzel Inc. which manufactured unconditionally stable varactor frequency multipliers and up-converters. The company was acquired by the Anzac Corporation in 1985. He is currently a consultant to PMI, USA.
Dividing the gate into multiple sections is applicable to all types of FETs. Fig. 4 shows an example of the “Grayzel MOSFET” with the gate divided into N sections, with N = 6.

Grayzel considered the special case where the odd harmonics are short-circuited and the even harmonics are open-circuited and where for half of the cycle the “Grayzel FET” is cutoff and for the other half of the cycle the depletion region in the channel is of minimal width. The conductance is thus a square wave varying between 0 and G₀, where G₀ is the conductance when the depletion region in the channel is of minimal width. Fig. 6 shows a plot of the efficiency as a function of X = GL/G₀ where GL = 1/RL is the conductance of the load presented to the FET.

It was found that to approximately achieve this efficiency all harmonics up to and including the eighth need to be terminated. In this paper a synthesis procedure is presented which can synthesize any number of harmonics. Previous art only presents networks which by cut and try methods find networks which only can control the second and third harmonics [5], [6].

II. SYNTHESIS OF THE OUTPUT NETWORK

The output circuit will consist of a shunt reactance circuit. The shunt reactance will present a short circuit at the odd harmonics and an open circuit at the fundamental frequency and at the even harmonics. This shunt circuit shorts the odd harmonics as required without affecting the fundamental frequency or the even harmonics. The series reactance will present an open circuit to the even harmonics and a short circuit at the fundamental frequency. Since the odd harmonics have been short circuited to ground the series reactance has no effect on them. The series reactance is realized by a quarter wave open circuited transmission line. It presents a short circuit at the fundamental frequency and an open circuit at the even harmonics. A balun is used to connect it in series. Fig. 6 shows as an example the circuit where N the number of harmonics terminated is equal to eight. A plot of the reactance of the shunt reactance circuit is shown in Fig. 7 where the frequency at the fundamental is normalized to ω = 1.
The poles and zeros of a reactance function alternate along the j axis [7]. The zero between the pole at \( \omega=1 \) and the pole at \( \omega=2 \) is arbitrary and is set to \( \omega=1.5 \). The synthesis of this circuit is well known [7]. The reactance is given by Eq. 1 where the fundamental frequency has been normalized with \( \omega=1 \).

\[
Z(s) = K \frac{s(s^2+2.25)(s^2+49)(s^2+4)(s^2+16)(s^2+36)(s^2+64)}{(s^2+1)(s^2+4)(s^2+16)(s^2+4)^2(s^2+64)(s^2+64)}
\]  

where \( s=j\omega \) and

\[
Y(s) = \frac{s(s^2+1)(s^2+4)(s^2+4)(s^2+16)(s^2+36)(s^2+64)}{(s^2+2.25)(s^2+49)(s^2+4)(s^2+64)(s^2+64)(s^2+64)}
\]

\( Y(s) \) can be expanded in canonical form yielding the parallel connection of a capacitor an inductor and four series resonators as given in Eq. 3.

\[
Y(s) = \frac{k_0}{s} + \frac{2k_1s}{s^2+2.25} + \frac{2k_3s}{s^2+49} + \frac{2k_5s}{s^2+25} + \frac{2k_7s}{s^2+49} + k_\infty s
\]

where \( k_0, k_1, k_3, k_5, k_7, k_\infty \) are the residues of \( Y(s) \) and are equal to \( [(s-s_0)Y(s)]_{s=s_0} \) [7].

Using this expression, one finds that \( k_0=5.9, k_1=1.94, k_3=5.35, k_5=4.45, k_7=3.16, k_\infty=1 \). The impedance of each series resonator is given by Eq. 4 when \( K=1 \).

\[
Z_0(s) = (s^2 + \omega_0^2)/2k_0s = s/2k_0 + 1/(2k_0/\omega_0^2)s
\]

and \( L_0 = 1/2k_0 \) and \( C_0 = 2k_0/\omega_0^2 \).

If the fundamental frequency is \( f_1 \) each inductor must be divided by \( \omega \) and multiplied by \( K \) while each capacitor must be divided by \( \omega \) and by \( K \). \( K \) should be chosen to give realizable values for the inductors and capacitors.

II. CONCLUSION

A method has been presented for realizing a network which short circuits the odd harmonics of the fundamental frequency to ground, presents an open circuit at the even harmonics and couples the fundamental frequency to the load. The method is applicable to any number of harmonics. The shunt element is in a canonical form which facilitates tuning the zeros. There is also a shunt capacitor which should include the output capacitance of the transistor. The series resonator consisting of an open circuited transmission line and a balun can be realized in microstrip.

ACKNOWLEDGMENT

The author wants to acknowledge the support given to my research by Dr. Ashok Gorwara, CEO and the support given to me by the staff of Planar Monolithics Industries, Inc.

REFERENCES